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Abstract.
A double-layer of monocrystalline silicon separated by a 23.5 nm silicon-dioxide
barrier is fabricated by bonding two silicon-on-insulator wafers with oxidized surface
layers. The two layers are separately contacted allowing transport measurements
through individual layers and a bias voltage to be applied between the layers. Four-
terminal magnetotransport measurements at cryogenic temperatures on electrons
generated close to the central oxide barrier show reasonable mobility.
‡ Now at University of Tokushima, Japan.
§ Now at Tokyo Institute of Technology, Japan.
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1. Introduction
Research into coupled 2-dimensional systems [1] and coupled quantum dots [2] are
generally based on two dimensional electron gasses (2DEGs) aﬀorded by epitaxially
grown III-V heterostructures. Although such structures provide high mobility electrons,
extending the complexity of the structures both vertically and laterally is limited by
bounds imposed by the choice of compatible materials and diﬃculties involved with
post-lithographic growth. On the other hand, recent advances in wafer bonding and
layer transfer techniques oﬀer many opportunities for creating new heterostructures.
Examples include silicon-on-insulator (SOI) where a monocrystalline layer of silicon
can be achieved on an amorphous layer of silicon dioxide [3, 4]. Furthermore, the
layer transfer process can be repeated to make multilayers of silicon and silicon dioxide
allowing more complex structures to be engineered [5]. The technique has been
successfully applied to incorporating lithographed components such as gates beneath
the active crystalline silicon layer [6] and to creating vertical double-SiO2-barrier
tunnelling devices [7, 8]. Since silicon dioxide is highly compatible with standard
processing techniques and has good dielectric properties, multilayers of silicon and silicon
dioxide may provide an ideal platform for creating strongly coupled but independently
controllable multilayer systems.
Here, we examine low-temperature in-plane transport in a double-layer crystalline
silicon system with amorphous SiO2 barriers on either side and in between the two
silicon layers, to assess the suitability of such structures for quantum devices and physics
experiments. Our structure is formed by bonding two SOI wafers with oxidized surfaces
which fuse to form the central barrier. Measurements of Shubnikov de Haas (SdH)
oscillations and their dependence on gate voltages and interlayer-bias conﬁrm that
2DEGs are generated at the expected positions in the structure and have reasonable
mobility.
2. Sample Preparation
In order to obtain one wafer with a double-layer of monocrystalline silicon, two SOI
wafers were prepared [Fig. 1(a)(i)]. Commercially procured (100) SIMOX (Separation
by IMplantation of OXygen) wafers from the same batch were used with no additional
processing aimed at improving the quality of the wafers [9]. Repeated thermal oxidation
and surface oxide removal with HF etching were used to achieve the desired SOI thickness
(∼49 nm). The two wafers were then thermally oxidized again to create surface oxide
layers (∼16 nm). The wafers were pre-bonded under vacuum [Fig. 1(a)(ii)], using the
orientation ﬂats for alignment, and then annealed at 1000 ∘C in N2 (g) for 3 hours
to fuse the two surface oxide layers [Fig. 1(a)(iii)]. To access the double-layer for
characterization and device processing, one side of the bonded pair was thinned, ending
in a KOH etch to remove the silicon substrate where the upper buried oxide (BOX) acts
as an etch-stop [Fig.1 (a)(iv)].
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Figure 1. (Colour Online)(a) Preparation. (i) Two SOI wafers are prepared with
oxidized surface layers. (ii) Wafers are pre-bonded in vacuum. (iii) The bonded pair is
annealed at 1000 ∘C to make the bond permanent. (iv) The sacriﬁcial silicon substrate
is removed. (v) The double-layer can be processed as normal following the chemical
removal of the BOX on the surface. (b) Close up TEM image around the bonded
interface (marked by the dashed horizontal line), taken following step (iv). (c) TEM
image taken over a wide area.
Cross-sectional transmission electron microscopy (TEM) images were then taken
[Figs. 1(b) and 1(c)] to assess the resulting structure. No feature could be found at the
bonded interface indicating the formation of a well-fused SiO2 barrier layer separating
the two monocrystalline layers of silicon. The thickness was found to be uniform at
23.5nm. Grazing incidence X-ray diﬀraction measurements [10] were also performed.
Two distinct sets of diﬀraction peaks were observed. Their sharpness and their incident
angle dependence conﬁrmed the monocrystallinity of the two layers and their relative
depth. The in-plane angular misalignment between the two wafers was found to be
0.145∘.
For device fabrication, the exposed BOX was selectively removed by HF etching.
Reactive ion etching was used to cut the double-layer structure into Hall bars [Fig.
2(a)] and this was followed by thermal oxidation to create a gate oxide layer on the
surface and also to oxidize the mesa edges [Fig. 1(a)(v)]. Regions at the end of each
Hall-bar-arm were then implanted with phosphorus ions at two diﬀerent energies chosen
so that the resulting dopant distribution has peaks in the upper and lower-layers and
a minimum in the SiO2 barrier. After rapid thermal annealing to activate the dopants,
sections of the implanted regions were stripped of their surface SiO2 and upper silicon
layer. Holes were then etched in the oxide and the doped regions were contacted with
evaporated aluminium metal [Fig. 2(b-d)]. The expected layer thicknesses for the ﬁnal
device are: lower silicon layer (푡LL) = 42 nm, SiO2 barrier (푡B) = 23.5 nm, upper silicon
layer (푡UL) = 24 nm and front-gate oxide (푡FOX) = 34 nm.
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Figure 2. (Colour online). (a) Sample geometry of a Hall-bar sample (퐿 = 50 휇m,
푊 = 20 휇m) used for 4-terminal measurements. (b) Close up diagram of a source/drain
contact. Region marked P is implanted with phosphorus. (c) Cross-section through line
marked I in (b). Regions marked n+ in darker grey are implanted with P. (d) Cross-
section through line marked (II) in (b). Layers are selectively removed to independently
contact the upper and lower-layers as schematically shown.
3. Transport
After testing the operation of the front and back gates at room temperature, transport
measurements were performed with the sample at the base temperature of a 1.4K
crysostat. Two terminal measurements were made, operating the device as a metal-
oxide-semiconductor (MOS) transistor with two channels (upper and lower). A
schematic diagram of the experimental setup is shown in Fig. 3(c). Figures 3(a) and 3(b)
show the drain current through the upper and lower-layers (퐼UL and 퐼LL respectively)
with a bias voltage of 10 mV on both contacts as a function of front-gate voltage (푉FG)
taken at diﬀerent values of back-gate voltage (푉BG) which is the voltage applied to
the substrate. Grey-scale plots of the same data are shown in Figs. 3 (d) and 3(e).
Regions in the (푉FG, 푉BG)-plane can be divided up as schematically shown in Fig. 3(f)
depending on which channel is conducting. Diagrams (i), (ii) and (iii) show schematic
band diagrams corresponding to the positions marked.
At (i) where 푉BG is negative and 푉FG is positive, a 2DEG is generated at the Si/SiO2
interface closest to the front gate. The upper-layer therefore conducts and the lower-
layer does not. Similarly at (ii), a 2DEG is generated in the lower-layer at the interface
closest to the back gate and consequently, the lower-layer conducts but the upper-layer
does not. Here at (ii), since there are no subbands energetically available for occupation
between the conducting channel and the front-gate, 퐼LL increases strongly as 푉FG is
increased, until the front channel starts to occupy, eventually leading to a situation
depicted for (iii) where both upper and lower channels conduct. When both channels
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Figure 3. (Colour online) (a) and (b) show 퐼UL and 퐼LL respectively at diﬀerent values
of 푉BG between 10 and -5 V at 1 V intervals. (c) Schematic of the experimental setup.
(d) and (e) show grey-scale plots of data in (a) and (b). (f) A schematic diagram
demarcating diﬀerent regions of the (푉FG, 푉BG)-plane. Diagrams (i), (ii) and (iii) are
schematic band diagrams corresponding to regions marked in (f). Vertical dotted lines
mark the bonded interface.
are conducting, 퐼UL is relatively unaﬀected by 푉BG due to the screening provided by the
2DEG at the rear interface. Similarly, the 2DEG in the upper-layer screen the eﬀect of
푉FG on 퐼LL. These results conﬁrm that electrons are generated in the expected layers.
However, in these measurements, the wavefunctions of the electronic subbands involved
in transport are distant from the bonded interface, and if there are adverse eﬀects due to
the bonding process, we would expect them to be most pronounced when the electrons
are close to the bonded interface. In order to generate electrons close to the bonded
interface, it is necessary to apply interlayer bias.
4. Interlayer Bias
When a positive front-gate voltage 푉FG is applied to generate a 2DEG in the upper-
layer, the 2DEG in the upper-layer can be used as a gate metal to the lower-layer where
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Figure 4. (Colour online). (a) A schematic of the setup used for (b). (b) Current
through the lower-layer 퐼LL as a function of the voltage applied on the upper-layer
푉UL (푉FG = 1.4V, 푉BG = 0V). (c) Band diagram illustrating the eﬀect of interlayer-
voltage. Potentials and wavefunctions in the two layers are calculated separately using
experimental densities at 푉UL = 0.35 V, 푉FG = 1.6 V.
the barrier acts as the gate oxide [Fig. 4(a)]. Figure 4(b) shows the current through
the lower-layer 퐼LL as a function of the voltage applied to an upper-layer contact (푉UL)
(with all other upper-layer contacts ﬂoating), clearly indicating gating action. Since a
bias is applied between the two layers, a potential gradient is created in the barrier,
pulling electrons close to the barrier containing the bonded interface [Fig. 4(c)].
In order to gain information about the electrons in this channel, 4-terminal
magnetotransport measurements were performed. Clear SdH oscillations were observed
[Fig. 5(a)] with their frequency being tuned by 푉UL as expected. The electron density
obtained from the SdH oscillations as a function of 푉UL allows us to extract the
capacitance between the 2DEG in the upper-layer and the the 2DEG in the lower-
layer. We ﬁnd this interlayer capacitance to have a value of 퐶IL=1100 휇Fm
−2 which is
consistent with an estimate using
퐶IL ≈
(
푡UL
휖0휖Si
+
푡B
휖0휖SiO2
)
−1
(1)
giving a value of 1100 휇Fm−2 with expected layer thicknesses, where 휖Si = 11.9휖0 and
휖SiO2 = 3.9휖0 are the permittivities of silicon and silicon dioxide respectively, conﬁrming
the position of this 2DEG in the structure [Fig. 4(c)]. Figure 5 (b) shows the mobility
calculated from the zero ﬁeld resitivity and sheet density. At 푉UL = 0.45 V, the electron
sheet density in the lower-layer was 3.6 ×1015 m−2 with a reasonable mobility [11] of
휇 = 0.72m2V−1s−1.
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Figure 5. (Colour online). (a) Longitudinal resistivity 휌푥푥 of the lower-layer
(푉FG = 1.6V, 푉BG = 0V) taken at diﬀerent values of 푉UL between 0.25 and 0.45
V at intervals of 0.05 V. (b) Mobility extracted from data in (a).
5. Summary
In summary, we have demonstrated low-temperature in-plane transport in a separately
contacted double-layer monocrystalline silicon device with amorphous SiO2 barriers
fabricated by bonding SOI wafers. The applicability of standard device processing
procedures and the quality of the resulting two-dimensional carriers show that these
structures can be readily used as a basis for investigating multilayer structures
with 3-dimensioanal complexity including separately controlled and contacted but
electrostatically coupled systems.
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